



# Accelerating Atomistic Simulation on Many-core Computing Platform


---

**Liu Peng**


**Collaboratory for Advanced Computing & Simulations  
Computer Science Department  
University of Southern California**

# Atomistic Simulation

## Molecular Dynamics (MD)




## Linked-list cell method for MD



**Irregular memory access**  
**Frequent communication**

# GodsonT Many-core Computing Platform

## 64 core GodsonT many-core architecture



- 64 homogenous, dual-issue core 1GHz, 128Gflops in total
- lightweight hardware thread
- Explicit memory hierarchy
- 16 shared L2 cache banks, 256KB each
- High bandwidth on-chip network: 2TB/s

# Optimization Strategy I

## Adaptive Divide-and-Conquer(ADC)

- **Purpose:** estimate the upper bound of decomposition cell size where all data can fit into each core's local storage (SPM).
- **Solution:** recursively do cellular decomposition until the following Equation (adaptive to the size of each core's SPM) is satisfied.

$$\left( \frac{L}{P} + N_b \right) \times qR_c^3 \times B \leq C_{pm} \Rightarrow R_c \leq \sqrt[3]{\frac{PC_{pm}}{(PN_b + L)Bq}}$$


**Estimation  
of the size of  
all data in a  
cell with cell  
size of  $R_c$**

**ADC + software controlled memory (decide when and where the data reside in SPM) to enhance the data usage.**


# Optimization Strategy II

## Data Layout Optimization

- Purpose: ensure contiguous touching of data in each cell.
- Solution: data grouping/reordering + local-ID centered addressing.



na: the number of atoms in one cell  
cc: local-ID of each cell at one core




Group Neighbor Data in L2 cache/ off-chip memory

L2\_data\_unit is the data transfer unit from shared L2 cache or off-chip memory to LS via DMA-like operation

# Optimization Strategy III

## On-chip Locality Optimization

- Purpose: maximize data reuse for each cell.
- Solution: pre-processing to achieve locality-awareness, and further use locality-awareness to maximize data reuse.



# Optimization Strategy IV

## Pipelining Algorithm

- Purpose: hide latency to access off-chip memory
- Solution: pipelining implemented via double buffered, asynchronous DTA operations.

### Maximize data reuse

If the interactive cell  $j$  is  
**not in the same core,**  
**Issue memory transfer**

If the interactive cell  $j$  is  
**already in the same core,**  
**Do computation**

pipeline


```
1.  $tag_1 = tag_2 = 0$ 
2. for each cell  $c_{core_i}[k]$  listed in  $PC[c_j]$ 
3.   if ( $tag_1 \neq tag_2$ )
4.     DTA_ASYNC(spm_buf[1-  $tag_2$ ],
5.               l2_dta_unit[ $c_{core_i}[k]$ ])
6.      $tag_2 = 1 - tag_2$ 
7.   endif
8.   calculate atomic interactions between
9.      $c_{core_i}[k]$  and  $c_j$ 
10.  spm_buf[ $tag_1$ ]  $\leftarrow$  cell  $c_{core_i}[k]$  's
11.    neighbor atomic data
12.   $tag_1 = 1 - tag_1$ 
13. endifor
14. if ( $tag_1 \neq tag_2$ )
15.   DTA_ASYNC(spm_buf[1-  $tag_2$ ],
16.             l2_dta_unit[ $c_{core_i}[k]$ ])
17.    $tag_2 = 1 - tag_2$ 
18. endif
```




# Performance Tests

FPGA emulator for  
64 core *GodsonT*

On-chip strong scalability



optimization-1: only ADC  
optimization-4: all 4 optimizations




Excellent strong-scaling multithreading parallel efficiency of **0.99** on 64 cores with 24,000 atoms. (**0.65** on 8-core multi-core)




# Performance Analysis

## Running time



**Running time is reduced two times.**

## L2 Cache performance




1796

**All L2 cache events are reduced greatly.**


# Performance Analysis

## Remote memory access performance



**Number of remote memory accesses is reduced to 7%.**

# Performance Model of Many-core Parallel System



**Decent strong-scaling parallel efficiency over 0.9 up to billion processing elements with various core-core communication latency.**

# Conclusion

---

1. **Locality optimization utilizing architecture mechanism benefit strong scalability most.**
2. **Many-core architecture has the potential for future exascale parallel system.**

*Thanks!*

**Research supported by**  
**ARO-MURI, DOE-SciDAC/BES, DTRA,**  
**NSF-ITR/PetaApps/CSR**